

Ch-1: Introduction

1.1. Discuss microprocessor

Microprocessor is a digital ckt (constructed by using LSI (Large Scale Integration), VLSI (Very Large Scale Integration) and above packages consists of thousand of components in a small 's_i' chip.

Definition:


Microprocessor is a multipurpose, programmable, clock driven, register based electronics digital ckt that is

1. Reads the instruction from the storage device called memory.
2. Accepts the binary data as i/p.
3. Process the binary task according to the instruction.
4. Execute the result as o/p.

Organisation of Microprocessor:

Microprocessor consists of different stages, such as

1. ALU (Arithmetic & Logic Unit)
2. Control Unit
3. Register array.



ALU

It performs arithmetic operation like +, -, etc and logic operation like OR, AND, NOT etc. This is the main part of the μp which compute all the operations.

Control Unit (CU)

This is the timing and control unit of the μp which provides the timing options for the transfer of instruction and data. This maintains time gap betⁿ the instructions.


→ This is the unit which enabled or disabled to perform the operation according to the instruction given

Register Array

These are the general purpose register present inside the μp to store data temporarily.

→ It helps the μp to compute operations by receiving or transferring the instructions present in this.

Organisation of microcomputer (Digital Computer)



1. The total microcomputer system including all the peripherals is called the system.
2. The individual component connected to perform the task is called subsystem.
3. The line which is provided to the communicative path from μp to other peripherals is called system bus.

I/P

This is the unit which transfers binary instructions from the I/P device to the μp .

Eg: Keyboard, Mouse, CD-ROM, Joystick.

O/P

This is the unit which transfers binary information from μp to O/P device.

Eg: Monitor, Printer, Speakers, LCD screen/Projector.

Memory

This is the unit which stores information and instructions in the form of binary digit. It is of two types, i.e. ROM & R/W M.

ROM (Read Only Memory)

ROM is used to store instructions permanently. By using this memory, computer can execute the initial display.

To communicate with the periferance, the MPU performs the following operations.

1. Identify the periferance or memory location (Address)
2. Transfer of binary information (Data or instruction).
3. Sending of control or synchronised signal.


2.2. State & Explain Buses.

To perform these operations, MPU needs some communicating path called system bus. The system bus is divided into 3 parts according to its communication.

1. Address bus.
2. Data bus.
3. Control bus.

2.3. Study general bus structure.

Bus structure of 8-bit $\mu p \rightarrow$



2.1. Describe address bus, databus, control bus.

Address bus →

It is the group of lines used by the μ to identify the preference or the memory location present inside the memory device.

↳ Because the address was send by the μ to others for identification, it is of unidirectional.

↳ Each device & location are assigned by a binary no. which is the address of that location.

↳ 8085 μ has 16 address lines denoted by $A_0 - A_{15}$.

* 8086 μ has 20 address lines denoted by $A_0 - A_{19}$.

* ^{pentium} 80386 μ has 32 address lines denoted by $A_0 - A_{31}$.

Data bus →

This is the group of lines used to transfer data or instructions from μ to other peripheral & vice versa.

↳ Because data are flow from μ to others & vice versa. So, it is a bidirectional lines.

↳ 8085 μ has 8 data lines denoted by $D_0 - D_7$.

8086 μ has 16 databus denoted by $D_0 - D_{15}$.

80386 } (pentium) has 32 data lines denoted by $D_0 - D_{31}$.

Control Bus →

It is the single line used by the μ to control different operations.

↳ Every operation is assigned a specific control signal.

↳ It is ~~also unidirectional~~ partially unidirectional & partially bidirectional.

↳ μ sends a pulse to activate the particular operations.

e.g. (i) Memory read - \overline{MEMR}

(ii) Memory write - \overline{MEMW}

(iii) I/O Read - $\overline{I/OR}$

(iv) I/O write - $\overline{I/OW}$

↳ For I/O read operation, 1st step sends the addressing signal to the I/O device.


↳ The address send by the μ p is decoded by an external logic ckt which makes the activation of I/O location.

↳ Then μ p sends a controlled signal \overline{IOR} / \overline{IOW} by sending a pulse to the I/O chip which make activate that particular I/O location from which the user wants to read.

↳ Once the I/O chip is activated then the data are flow from the I/O location to μ p through bidirectional data bus for computation & execution.

2.5. Describe pin structure of 8085 μ p.

PIN DIAGRAM OF 8085 μ p




The total pin operation of the 8085 μ p which is similar to 8085A are divided into following parts:

1. Address bus.
2. Multiplexed address/data bus.

3. Control & status signal.
4. Power supply & frequency signal.
5. External initialized signal.
6. Serial I/O port.

1. Address Bus →

8085 μ p has 8 high order address bus denoted by A_8 to A_{15} .



2. Multiplexed Address/Data bus →

8085 μ p has dual purpose address & data bus called multiplexed address data bus.

- It is denoted by A_0-A_7 .
- μ p uses this pins primarily as address bus & then it can be used as data bus.
- To separate address bus from multiplexed address data bus, a control signal is needed for demultiplexion.
- These are low order address bus.

3. Control & Status signal →

µp uses this signals to locate or identify the memory location & this signal show the operation of the µp.

A1CE → (Address latched Enable).

This is the control signal used by the µp to demultiplex the low order address bus from multiplexed address data bus.

↳ This signal enables the address bus to be used by the µp A_0 to A_7 .

WR → (Write).

This is the control signal used by the µp to write the data or informations in the memory locⁿ.

↳ This control signal enables the memory chip where the user wants to write.

RD → (Read).

This is the control signal used by the µp to read the data or informations from the memory location.

↳ This control signal enables the memory chip where the user wants to read.

IO/M → (Input output/Memory) →

This is a type of control signal used by the µp to identify wheather the operation is related to I/O device or memory device.

↳ When this pin is in high state it identifies the I/O operation.

↳ When it is low, it identifies the memory operation.

↳ It identifies the memory location.

↳ This pin will operate with the collaboration of \overline{RD} or \overline{WR} control signal.

ϕ_0, ϕ_1 →

This is the status signal used by the μp to identify the status of different operation.

S_0	S_1	Reselt
0	0	Halt
1	0	\overline{WR}
0	1	\overline{RA}
1	1	\overline{INTA}

1. Power supply & frequency signal →

This pins are provided on the μp to supply dc voltage, grounds, frequency for the μp .

V_{cc} →

8085 μp requires +5V dc power supply.

V_{ss} →

8085 μp has a pin which is connected to the ground.

X_1, X_2 →

This is the two point between which a crystal is connected to provide 3MHz clock frequency to individual pins.

↳ The frequency is externally divided into two equal halves. ϕ_0 , the frequency supplied by the crystal will be 6MHz.

CLK Out →

It is the clock signal generated by the μp for the other devices.

5. External Initiated signals including Interrupts →

This is the group of signal used by the external peripherals with the 8085 μp .

1. INTR (Interrupt request) →

↳ It is the signal send by the external device to interrupt the current execution.

↳ It is a request signal from the external devices to the μp .

2. INTA (Interrupt Acknowledgement) →

↳ This is an outgoing signal generated by the μp with the request of external device INTR.

↳ This signal is a granted signal generated against INTR.

3. RST 7.5, RST 6.5, RST 5.5 → (Restart signal) →

There are the \bar{I}/P signal used by the external peripherals for the 8085 μp . for changing the sequence of execution of current operation.

↳ Depending upon the priority given by the external devices, the \bar{I}/P goes high or low.

↳ The priority order of these \bar{I}/P s are 7.5, 6.5 & 5.5.

↳ These interrupt signals are the highest priority than INTR.

4. TRAP → (NMI) (Non-Maskable Interrupt) →

This is the highest priority interrupt signal causes during the execution of the program to make the operation suspended.

5. HOLD →

It is the \bar{I}/P request signal generated by the external peripherals for the μp for the permission of using data & address bus.

↳ This system is used by DMA controller to hold the current execution for the time of data transmission.

6. HOLDA → (Hold Acknowledgement \bar{O}/P signal) →

↳ This is an outgoing acknowledgement generated against the hold request signal.

↳ When this signal is generated the external peripheral have the permission for the data transfer by using data & address bus.

7. READY →

↳ This is the signal used by the user which identifies whether the μp is ready to work or not.

↳ When this signal goes low defines that μp is in OFF state.

↳ This signal is generated at the time of initial

5. RESET IN →

↳ This is the type of signal send by the user to make suspend to the current execution.

↳ When this signal is activated, all the instructions present inside the μp are transferred to the memory location.

9. RESET OUT →

↳ This is the outgoing signal generated by the μp which identifies that the μp being resets.

↳ The signal is also used to RESET the other external devices.

6. Serial O/P Port →

There is a provision in 8085 μp to communicate with external peripherals by transferring or receiving data in a single line.

2.6. Describe Internal architecture of 8085 μp .

Internal Architecture of 8085 μp →

The internal architecture of 8085 μp showing in the fig. is consists of,

1. Arithmetic Logic ckt.
2. Timing & control unit.
3. Instruction register & decoder.
4. Register Array.
5. Interrupt controller.
6. Serial I/O controller.

2.9. Discuss Arithmetic Logic unit.


① Arithmetic Logic ckt → (ALU) →

The arithmetic logic unit is present inside the μp to compute all the operations.

The units consist of,

- (i) Temporary register (8).
- (ii) Arithmetic & Logic ckt.
- (iii) Accumulator (8).
- (iv) Flag register.

Internal Architecture of 8085 μ p



2

(i) Temporary Register →

This is a 8-bit temporary storage register used to store the information during the arithmetical & logical operation.

(ii) Arithmetic & Logic Unit →

This is the unit provided inside the μp to perform arithmetical & logical operation.


(iii) Accumulator →

It is a 8-bit register used for the storing of the result occurred during the arithmetical & logical operation inside the ALU.

2.14. Describe flag register.

(iv) Flag Register →

This is a 8-bit register provided inside the μp only set of 5 f/ps are used to test the condition of the result of operation.



S → Sign flag.

Z → Zero flag.

AC → Auxiliary carry flag.

C → Carry flag.

P → Parity flag.

Sign flag (S) →

After the arithmetic operation, if the left most bit (D_7) is SET OR RESET is identify about the sign bit.

(i) If D_7 is 1, the result is negative.

(ii) If D_7 is 0, the result is positive.

(3)

Zero flag (Z) →

During the ALU operation, if the result found is zero, then the 7th bit (D_6) is SET.

- (i) If D_6 is 1, the result is 0.
- (ii) If D_6 is 0, the result is 1.

Auxiliary carry flag (AC) →

During the ALU operation, if a carry bit is generated in 4th position (D_3) & passed on to the 5th position (bit) D_4 then it is said to be generation of auxiliary carry.

- ↳ This is internally present to perform BCD operation.
- ↳ This is not available for the programmer to change the state.

Parity flag (P) →

During the ALU operation, if the result contains even no. of '1' then the parity flag is SET.

- (i) If D_2 is 1 then the result is having even no. of 1s.
- (ii) If D_2 is 0 then the result is having odd no. of 1s.

Carry flag (C) →

During the ALU operation, for addition or multiplication, if a carry bit is generated then a carry flag is SET.

- (i) If D_0 is 1, the result is having a carry bit.
- (ii) If D_0 is 0, the result is not having a carry bit.

- ↳ For a subtraction operation, this flag can be used as a borrow flag.

② Timing & Control unit →

Timing & control unit synchronise, the μp with a clock signal to communicate betⁿ. μp & other peripherals.

- ↳ The control signals used by the μp are, \overline{WR} , \overline{RD} ,

ALU to identify about the operation,

↳ This unit is also having DMA option to communicate b/w the I/O device & memory without the help of μp (HOLD, HLDA).

↳ This unit is also having RESET signals RESET IN & RESET OUT to initialise the program & to RESET the external devices.

↳ This unit is also having a clock generator (CLK OUT) to provide CLK signal of 3MHz freq. to the external devices & the CLK signal is provided by a crystal of 6MHz freq. b/w pins X_1 & X_2 .

③ Instruction Register & Decoder →

When an instruction is executed from memory, it is stored in instruction register.

↳ It stores the instruction temporarily & send to the instruction decoder.

↳ The instruction decoder decodes the instructions & identifies what program or operation should be followed.

↳ It is an external register can't available for the programmer to change the contents.

↳ It is a part of ALU.

④ Register array →

↳ 8085 μp has 6 general purpose register named B, C, D, E, H & L of 8-bit capacity to hold or store data temporarily during the operation.

↳ It has also two temporary register named W & Z of 8-bit capacity to hold the data during execution.

↳ These registers W & Z can't available for the programmer to change the contents.

⑤ Interrupt Controller →

Interrupt controller is an unit present inside the

architecture of the μp to control all the interrupt signal coming from the outside of different priority (INTR, RST 7.5, RST 6.5, RST 5.5 & TRAP) by sending an acknowledge signal \overline{INTA} .

⑥ Serial I/O controller →

It is a unit present inside the architecture of the μp to provide the option of receive & sending the data in serial form.

✓ 2.7. Describe three state registers, three state switches.

2.8. Study the data transfer using tristate registers.

TRISTATE →

When a system utilizes three different conditions using a single line is called tristate.

The states are:-

1. Applied high voltage (Logic-1).
2. Low voltage (Logic-0).
3. Open ckt or undefined state.

Tristate Device →


The device which uses three different states of operation.

- (i) ON state.
- (ii) OFF state.
- (iii) Electrically disconnected is called tristate device.

Tristate Logic →

A logic ckt having a third μp line is called "ENABLE" is called tristate logic.

↳ When the ENABLE pin is in active high state then a logic ckt can perform as the ordinary logic ckt.



ENABLE PIN	RESULT
Active high	O/p form
Active low	NO O/p.

↳ When the ENABLE pin is in active low state then a logic ckt goes to high impedance state it means no O/p current can draw across the O/p of logic ckt.

2.10 Explain program counter.

PROGRAM COUNTER →

It is a 16-bit register used to locate the address of the memory location from which the next operation may be performed.

↳ Because the address of the location is a 16-bit binary no. that's why the length of the register is 16-bit.

2.11 State & explain stack pointer, stack & stack top.

STACK POINTER →

↳ It is the last location available from the memory location assigned by the stack inside the R/W memory.

↳ It is the top most location from the group of memory locations.

STACK POINTER →

↳ It is a 16-bit register present inside the architecture of 8086 to point out the specified memory location (stack) inside the R/W memory.

↳ It is loaded by the address of the stack which it is pointing.

↳ This is used to execute operation initially at the time of primary operation.

↳ It is used to point out the stack location.


STACK →

Stack is the group of memory location present inside the R/W memory which is present previously decided by the programme by writing a program initially.

↳ This is the storing locations used to hold the data or information during the execution of program temporarily.

↳ Stack access faster than memory access.

↳ The data stored in the stack are last in first out (LIFO) principle.



2.12. State & explain registers.

REGISTER →

Register is a set of flip-flops used to store data & address of memories present inside the architecture of μp .

↳ Its function is,

1. To store data or address of memory.
2. To affect the length of the program.
3. To execute the time of the program.
4. To simplify the program.

↳ Depending upon the operations or function at the time of execution, it is divided into 3 parts.
i.e. 1. Temporary Register (TR)
2. General purpose Register (GPR).

2.1. Discuss Instructions.

Instruction is a command given to the computer for specific operation by the given data.

→ Instruction set of the μp is the collection of instructions designed by the manufacturer for a specific μp for execution.

→ It is the set of binary words contained '1' or '0' designed by the manufacturer for specific use only.

→ The instructions used in it contains two groups

- i.e 1. OPCODE
2. OPERAND

OPCODE →

It is the first part of the instruction which specifies about the task to be performed.

→ Because, it is used to identify the operation by means of a code, it is called operation code or OPCODE.

OPERAND →

It is the second part of the instruction which specifies the data to be operated.

→ Because, it is used to identify the data which are taken part in the operation, is called operation data or OPERAND.

Techniques used for analysis of data in an instruction

→ 8-bit or 16-bit of data can be directly given to the instruction itself.

→ Address of the memory locⁿ can be given to the instruction inside which the data is to be operated is present.

→ In an instrⁿ, if a single register is specified then the register is taken as the first OPERAND & the other OPERAND can be taken as the accumulator.

→ In an instrⁿ, if two registers are specified, then the contents of the register can be taken as the data to be operated.

→ In an instruction, if no data is given, then the instrⁿ has to operate with the accumulator.

→ The instrⁿ is divided into three types depending upon the mode of operation.

1. Single byte instruction.
2. Two byte instruction.
3. Three byte instruction.

1. Single byte instruction

It is the type of instruction which contains a single byte called OPCODE.

→ Because of the single byte, it is also called single word operation.

→ It requires a single memory location to store.

→ This instruction is used to communicate, one register to other inside the CPU.

→ The communication may take place between the CPU & memory location is already loaded on the register of the CPU.

Eg: MOV B, C (Move the contents of the register 'C' to register 'B')

2. Two byte instruction

It is the type of instruction which contains two bytes. 1st byte contains the OPCODE & the 2nd byte contains the OPERAND.

→ It requires two successive memory locations to store.

→ The first instrⁿ which is OPCODE is 1st stored in the 1st memory location & the 2nd instrⁿ which is OPERAND is stored in consecutive memory location.

Eg: MVZ A, 08 (Move immediately the data to the accumulator)
 ↓ ↓
 OPCODE OPERAND

3. Three byte instruction

It is the type of instrⁿ which contains three bytes of length. 1st byte is called OPCODE, 2nd byte is called low order OPERAND & 3rd byte is called high order OPERAND.

→ The 2nd & 3rd bytes are specified the address of the memory location where the data are to be operated.

→ It requires three successive memory locations.

Eg: LDA 2005H (Load the contents of the memory loc 2005H to the accumulator)
 ↓ ↓ ↓
 OPCODE OPERAND OPERAND

- * The instrⁿ may be concerned with these 5 factors
1. 8-bit or 16-bit data
 2. 8-bit or 16-bit address
 3. Internal register.
 4. General purpose register.
 5. Memory location.

Groups of 8085 μP

Hence, in other way instruction set is divided into following groups.

- (i) Data transfer Group
- (ii) Arithmetic Group
- (iii) Logical Group
- (iv) Branch Group
- (v) stack, I/O and Machine Control Group.

(i) Data Transfer Group

MOV R_1, R_2 (Move data; Move the contents of one register to another)

$[R_1] \leftarrow [R_2]$; states - 4, flags - None, Addressing - Register, Machine cycle - 1

→ The content of register R_2 is moved to reg. R_1 .

Eg: MOV A, B (Move the content of reg. B to reg. A)

→ Time taken for execution of this instruction is 4 clock period. One clock period is called one state.

→ Here, NO flags is affected.

MOV R, M (Move the content of memory to Reg.)

$[R] \leftarrow [CH-L]$; states - 7, flags - None
Addressing - Register Indirect, MC - 2;

→ Here the content of the memory location, whose address is on H-L pair is moved to reg. R .

Eg: LXI H, 2000H (Load H-L pair by 2000H)
MOV B, M (Move the content of memory Loc^y 2000H to reg. B)
HLT (Halt)

MOV M, R (Move the contents of reg. to memory)

$[CH-L] \leftarrow [R]$; states - 7, flags - none
Addressing: Reg. Indirect, MC - 2.

→ Here the content of register R is moved to the memory location addressed by H-L pair.

Eg: MOV M, c (Move the contents of register to the memory locⁿ whose address is in H-L pair;)

MVI r, data (Move immediate data to reg.)

$[r] \leftarrow data$; states - 7, flags - none

Addressing: Immediate, MC - 2

→ Here the 1st byte of the instruction is its opcode.

→ The 2nd byte of the instrⁿ is the data which is moved to reg. r.

Eg: MVI A, 05 (Move 05 to reg. A)

MVI M, data (Move immediate data to memory)

$[H-L] \leftarrow data$; states - 10, flags - none

Addressing - Immediate / reg. indirect, MC - 3

→ The data is moved to memory location whose address is in H-L pair.

Eg: LXI H, 2400H (Load H-L pair with 2400H)

MVI M, 08 (Move 08 to memory locⁿ 2400H)

HLT (Halt)

LXI rp, data 16 (Load register pair immediate)

$[rp] \leftarrow data$ 16 bits; states - 10, flags - none

Addressing - immediate, MC - 3, $[rh] \leftarrow 8$ MSBs, $[rl] \leftarrow 8$ LSBs of data

→ This instrⁿ loads 16-bit immediate data into reg. pair rp; Only high order reg. is mentioned after the instruction.

→ Here, H on the instrⁿ stands for H-L pair, similarly LXI B is for B-C pair.

Eg: LXI H, 2500H (Loads 2500H into H-L pair)

→ Here 2500H denotes that the data 2500 is in hexadecimal.

LDA addr (Load Accumulator direct)

$[A] \leftarrow [addr]$; states - 13, flags - none

Addressing - direct, MC - 4

→ The content of the memory location, whose address is specified by the 2nd and 3rd bytes of instrⁿ, is loaded into the accumulator.

Eg: LDA 2400H (Load the content of memory location 2400H into the Accumulator)

STA Addr (store Acc. direct)

$[addr] \leftarrow [A]$, states - 13, flags - none

Addressing - direct, MC - 4.

→ The content of the acc. is stored in the memory location whose address is specified in the 2nd and 3rd byte of instrⁿ.

Eg: STA 2000H (store the content of the acc. in the memory locⁿ 2000H)

LHLD addr (Load H-L pair direct)

$[L] \leftarrow [addr]$, $[H] \leftarrow [addr+1]$, states - 16

flags - none, Addressing - direct, MC - 5

→ The content of the memory location, whose address is specified by the 2nd and 3rd bytes of the instruction, is loaded into reg. L. The content of reg. H is stored in the next memory locⁿ.

Eg:

LHLD 2500H (Load the content of reg. L in the memory locⁿ 2500H).

→ The content of reg. H is stored in the memory locⁿ 2501H.

SHLD addr (store H-L pair direct)

$[addr] \leftarrow [L]$, $[addr+1] \leftarrow [H]$, states - 16

flags - none, Addressing - direct, MC - 5.

→ The content of the memory locⁿ, whose address is specified by the 2nd and 3rd bytes of the instrⁿ, is loaded into reg. L. The content of reg. H is stored in the next memory locⁿ.

Eg: SHLD 2500H (store the content of reg. L in the memory locⁿ 2500H).

→ The content of reg. H is stored in the memory locⁿ 2501H.

LDAX rp: (Load acc. indirect)

$[A] \leftarrow [rp]$, states-7, flags-none, Addressing-Reg.
indirect, MC-2.

→ The content of the memory locⁿ, whose address is on the register pair rp, is loaded into the accumulator.

Eg: LDAX B (Load the contents of the memory locⁿ, whose address on the B-C pair, into the accumulator)

→ This instruction is used only for B-C and D-E register pair.

STAX rp: (Store acc. indirect)

$[rp] \leftarrow [A]$, states-7, flags-none, Addressing-Reg. indirect, MC-2.

→ The content of the acc. is stored on the memory locⁿ whose address is on the register pair, rp.

Eg: STAX D (Store the contents of the acc. in the memory locⁿ whose address is on D-E pair)

→ This instruction is true only for reg. pairs B-C and D-E.

XCHG: (Exchange the contents of H-L with D-E pair)

$[H-L] \leftrightarrow [D-E]$, states-4, flags-none, Addressing-Register, MC-1.

→ The contents of H-L pair are exchanged with contents of D-E pair.

(Faint handwritten notes and diagrams are visible below this section, including some mathematical expressions like $[H-L] \leftrightarrow [D-E]$ and $[D-E] \leftrightarrow [H-L]$.)

(ii) Arithmetic Group

ADD R (Add register to acc.)

$[A] \leftarrow [A] + [R]$ (The content of reg. R is added to the content of the acc., and the sum is placed on the acc.)

states - 4, Addressing - Register

flags - All

Eg: ADD B (The content of reg. B is added to the content of the acc. and sum is placed on the acc.)

ADD M (Add memory to acc.)

$[A] \leftarrow [A] + [CH-L]$ (The content of the memory loc. addressed by H-L pair and carry status are added to the content of the acc. The sum is placed on the acc.)

states - 7

Addressing - Reg. indirect

flags - All

MC - 2

Eg: LXI H, 8200H (Load H-L pair by 8200H)

ADD M (Add the content of 8200H by H-L pair and carry status are added to acc. & store in acc.)

HLT (Halt)

ADC R (Add register with carry to acc.)

$[A] \leftarrow [A] + [R] + [CS]$ (The content of reg. R and carry status are added to the content of acc. & the sum is placed on acc.)

states - 4

Addressing - Register

flags - All

MC - 2

Eg: ADC B (The content of reg. B and CS are added to the content of acc. & the sum is placed on acc.)

ADC M (Add memory with carry to acc.)

$[A] \leftarrow [A] + [CH-L][CS]$ (The content of the memory loc. addressed by H-L pair and CS are added to the content of acc. & sum is stored in acc.)

states - 7

Addressing - Reg. indirect

flags - All

MC - 2

Eg: LXI H, 2500H (Load H-L pair by 2500H)
 ADC M (Add the content of 2500H and CS are added to the acc. & sum is stored in acc.)
 SHLD 2502H (Store the content of reg. L in memory loc. 2502H & H in 2503H)
 HLT (Halt)

ADI data (Add immediate data to acc.)

$[A] \leftarrow [A] + \text{data}$ (Add the immediate data to the content of acc.)

States - 7

Addressing - Immediate
MC - 2.

→ The 1st byte of the instr. is its opcode. The 2nd byte of the instr. is data, and it is added to content of the acc. The sum is placed in the acc.

Eg: ADI 08 (Add 08 to the content of the acc. and place the result in acc.)

ACI data (Add with carry immediate data to acc.)

$[A] \leftarrow [A] + \text{data} + [CS]$, States - 7 flags - All

Addressing - Immediate MC - 2

→ The 2nd byte of the instr. (which is data) and the carry status are added to the content of the acc. The sum is placed in the acc.

Eg: ACI 09 (Add 09 with carry to the content of the acc. and place the result in acc.)

DAD rp (Add register pair to H-L pair)

$[H-L] \leftarrow [H-L] + [rp]$ States - 10 flags - CS MC - 3

Addressing - Register

→ The contents of register pair, rp are added to the contents of H-L pair and the result is placed in H-L pair. (Only carry flag is affected.)

Eg: DAD B (Add B pair to H-L pair) $[H-L] \rightarrow [H-L] + [B]$

SUB r (Subtract reg. from acc.)

$[A] \leftarrow [A] - [r]$ (The contents of reg. r is subtracted from the content of the acc., and the result is stored in acc.)

States - 4

Flags - All

Addressing - Register MC - 1.

Eg: SUB 08 (Subtract 08 from the contents of acc.)

iii) Logical Group

The instructions of this group perform AND, OR, EXCLUSIVE-OR operations; Compare, rotate or take complement of data on register or Memory.

ANA R (AND register with acc.)
 $[A] \leftarrow [A] \wedge [R]$ (The content of reg. R is ANDed with the content of the acc., and the result is placed in the acc.)

States - 4

Flags - All

- All status flags are affected here.
- The flag CS is cleared, i.e. it is set to 0.
- Auxiliary carry flag AC is set to 1.

Addressing - Register

MC - 1

ANA B (The content of reg. B is ANDed with the content of the acc., and the result is placed on the acc.)

ANA M (AND memory with accumulator)

$[A] \leftarrow [A] \wedge [H-L]$ (The content of the memory located (addressed by H-L pair) is ANDed with the acc. The result is placed in the acc.)

States - 7

Flags - All

All flags are affected

The CS flag is set to 0 and AC to 1

Addressing - Reg. indirect

MC - 2

eg: LXI H, 2700H (Load H-L pair by 2700H)

ANA M

(The content of memory loc. 2700H is ANDed with the acc. The result is placed in the acc.)

HLT

ANI data (AND immediate data with acc.)

$[A] \leftarrow [A] \wedge \text{data}$ (The 2nd byte of the instr. is data and it is ANDed with the content of the acc. The result is stored in the acc.)

States: - 7

Flags: - All

The CS flag is set to 0 and AC to 1.

Addressing - Register Immediate

MC - 2

eg: ANI 08 (08 is ANDed with the content of acc. & the result is stored in the acc.)

ORA R (OR register with acc.)
 $[A] \leftarrow [A] \vee [R]$ (The content of reg. R is ORed with the content of the acc. & the result is stored in the acc.)

States - 4
 flags - All
 Addressing - Register
 MC - 1

→ Here all status flags are affected.
 → Carry and AC are cleared, the CS and AC flags are set to 0.
 Eg: ORA D (The content of reg. D is ORed with the content of acc. & result is stored in the acc.)

ORA M (OR memory with acc.)
 $[A] \leftarrow [A] \vee [CH-L]$ (The content of the memory location addressed by H-L pair is ORed with the contents of acc. & result is stored in the acc.)

States - 7
 flags - All
 Addressing - Reg. Indirect
 MC - 2

→ The result is placed in the acc.
 → The CS and AC flags are set to 0.

Eg: LXI H, 8200H (Load H-L pair by 8200H)
 ORA M (The content of memory loc. 8200H is ORed with the contents of acc. and result is stored in acc.)
 HLT (Halt)

ORI data (OR immediate data with acc.)
 $[A] \leftarrow [A] \vee \text{data}$ (Here data is the 2nd byte of instr. and it is ORed with the content of the acc. The result is placed in the acc.)

States - 7
 flags - All
 Addressing - Immediate
 MC - 2

→ Here all status flags are affected.
 → The CS and AC flags are set to 0.

Eg: ORI 08 (08 is ORed with the content of acc.)

XRA R (EXCLUSIVE-OR register with acc.)
 $[A] \leftarrow [A] \vee [R]$ (The content of reg. R is Exclusive-ORed with the content of the acc. & the result is stored in the acc.)

States - 4
 flags - All
 Addressing - Register
 MC - 1


→ Here all status flags are affected.
 → The CS and AC flags are set to 0.
 Eg: XRA D (The content of reg. D is EX-ORed with the content of acc. & result is stored in acc.)

iii CPI data (compare immediate data with acc.)
 [A] ← data (The 2nd byte of the instrⁿ is data, and it is subtracted from the content of the acc. The status flags are set according to the result of subtraction. But the result is discarded.)
 Addressing - Immediate
 MC - 2

OR
 CO States - 7
 flags - All
 AI → The content of the acc. remains unchanged


eg: CPI 02 (Compare 02 with the acc.)
RLE (Rotate Accumulator left)

$[A_{n+1}] \leftarrow [A_n], [A_0] \leftarrow [A_7], [CS] \leftarrow [A_7]$
 (The content of the acc. is rotated left by one bit. The seventh bit of the acc. is moved to carry bit as well as to the zero bit of the acc.)
 Addressing - Implicit
 MC - 1
 states - 4
 flags - CS




RRC (Rotate accumulator right)
 $[A] \leftarrow [A0], [CS] \leftarrow [A0], [A_n] \leftarrow [A_{n+1}]$

(The content of the acc. is rotated right by one bit. The zero bit of the acc. is moved to the seventh bit as well as to carry bit.)
 Addressing - Implicit
 MC - 1
 states - 4
 flags - CS



RAL (Rotate accumulator left through carry)
 $[A_{n+1}] \leftarrow [A_n], [CS] \leftarrow [A_7], [A_0] \leftarrow [CS]$

(The content of the acc. is rotated left one bit through carry. The seventh bit of the acc. is moved to carry and carry bit is moved to the zero bit of the acc.)
 Addressing - Implicit
 MC - 1
 states - 4
 flags - CS



(iv) Branch Group

The instructions of this group change the normal sequence of the program. There are two types of branch instructions: Conditional and unconditional.

- The conditional branch instructions transfer the program to the specified level when certain condition is satisfied.
- The unconditional branch instructions transfer the program to the specified label unconditionally.

JMP addr (label) (Unconditional jump; jump to the instrⁿ specified by the address (label) unconditionally)

[PC] ← Label (the address (label) unconditionally)

states: 10 Addressing: Immediate
flags: None

- 2nd (byte) and 3rd byte of the instruction give the address of the label where the program jumps.
- The address of the label is the address of the memory locⁿ for next instrⁿ to be executed.

Conditional jump addr (label)

- After the execution of the conditional jump instrⁿ the program jumps to the instruction specified by the address (label) if the specified condition is fulfilled.
- The program proceeds further in the normal sequence, if the specified condition is not fulfilled.
- If the condition is true and program jumps to the specified label, the execution of a conditional jump takes 3 m/c, 10 states.
- If condition is not true, only 2 m/c, 7 states are reqd for the execution of the instruction.

(i) JZ addr (label) (jump if the result is zero)

[PC] ← address (label), (by the address (label) if the result is zero i.e. zero status Z=1)

states: 7/10 Addressing: Immediate
flags: None

- Here the result of the execution of the preceding instrⁿ is under consideration.

iii (ii) JNZ addr (label)

[PC] ← address (label),
jump if Z=0

(Jump if the result is not zero)
(The program jumps to the instrⁿ specified by the address (label) if the result is non-zero (i.e. the zero status Z=0))

states - 7/10,
flags - None

Addressing - Immediate
mc - 2/3

(iii) JC addr (label)

[PC] ← address (label),
jump if CS=1

(Jump if there is a carry)
(The program jumps to the instrⁿ specified by the address (label) if there is a carry (i.e. the carry status CS=1))

states - 7/10
flags - None

Addressing - Immediate
mc - 2/3

→ Here the carry after the execution of the preceding instrⁿ is under consideration

(iv) JNC addr (label)

[PC] ← address (label),
jump if CS=0

(Jump if there is no carry)
(The program jumps to the instrⁿ specified by the address (label) if there is no carry (i.e. the CS=0))

states - 7/10
flags - None

Addressing - Immediate
mc - 2/3

(v) JP addr (label)

[PC] ← address (label),
jump if S=0

(Jump if the result is plus)
(The program jumps to the instrⁿ specified by the address (label) if the result is plus)

states - 7/10
flags - None

Addressing - Immediate
mc - 2/3

(vi) JM addr (label)

[PC] ← address (label),
jump if S=1

(Jump if the result is minus)
(The result is minus the program jumps upto the instrⁿ specified by the address (label))

states - 7/10
flags - None

Addressing - Immediate
mc - 2/3

(vii) JPE addr (label)

[PC] ← address (label),
jump if even parity;
the parity status P=1

(Jump if even parity)
(If the result contains even no. of 1s, the program jumps to the instruction specified by the address (label))

states - 7/10
flags - None

Addressing - Immediate
mc - 2/3

iii (V) Stack, I/O and Machine Control Group

OR IN Port - Address. (Input to accumulator from I/O port)

Co [A] ← [Port]

A states - 10, Addressing: Direct
flags - None, MC: 3

[→ The data available on the port is moved to accumulator
→ After instruction IN, the address of the port is specified.

→ The 2nd byte of the instruction contains the address of the port. The address of a port is an 8-bit address.

Eg: IN 01 (The address of the port B of an I/O port 8255.1 of a rep kit is 01)

OUT Port - Address. (Output from acc. to I/O port)

[Port] ← [A]

states - 10, Addressing: Direct
flags - None, MC: 3

→ The content of the accumulator is moved to the port specified by its address.

→ After the OUT instruction, the port address is specified.

→ The 2nd byte of the instruction contains the address of the port.

Eg: OUT 00 (The address of the port A of an I/O port 8255.1 of a rep kit is 00)

PUSH rp: (Push the content of register pair to stack)

[SP] - 1 ← [rb]

[SP] - 2 ← [rl]

[SP] ← [SP] - 2

states: 12, Addressing: Register (source) / reg. indirect (destination)
flags: none, MC: 3

→ The content of the register pair rp is pushed into the stack.

PUSH PSW: (Push Processor Status Word)

[SP] - 1 ← A, [SP] - 2 ← PSW (Program Status Word), [SP] ← [SP] - 2.

states: 12, Addressing: Reg. (source) / reg. indirect (destination)
flags: none, MC: 3

→ The content of the acc. is pushed into the stack.

→ The contents of status flags are also pushed into the stack.

→ The content of the register SP is decremented by 2 to indicate new stacktop.

POP RP. (Pop the content of reg. pair, which was saved, from the stack)

$[R_L] \leftarrow [SP]$, $[R_H] \leftarrow [SP] + 1$, $[SP] \leftarrow [SP] + 2$

states: 10
flags: None

Addressing: Reg. (destination) reg. indirect (source)
MC: 9

→ The content of the register pair, which was saved earlier is moved from the stack to the register pair.

POP PSW. (Pop processor status word)

$PSW \leftarrow [SP]$, $[A] \leftarrow [SP] + 1$, $[SP] \leftarrow [SP] + 2$.

states: 10
flags: All

Addressing: Reg. indirect
MC: 3

→ The processor status word, which was saved earlier during the execution of the program is moved from the stack to PSW.

→ The content of the accumulator, which was also saved is moved from the stack to the acc.

HLT. (Halt) (It is a mic (central group) instr.)

states: 5
flags: None

MC: 1.

→ The execution of the instruction HLT stops the CPU.
→ The registers and status flags remain unaffected.

XTHL. (Exchange stack-top with H-L)

$[L] \leftrightarrow [SP]$, $[H] \leftrightarrow [SP] + 1$.

states: 16
flags: None

Addressing: Reg. indirect
MC: 5

→ The contents of the registers are exchanged with the byte of the stack-top.

→ The contents of the H register exchanged with the byte below the stack top.

SPHL. (Move the contents of H-L pair to stack pointer)

$[H-L] \rightarrow SP$.

states: 6
flags: None

Addressing: Register
MC: 1.

→ The contents of H-L pair are transferred to the SP register.

4th Chapter Branch & Sub-Routine

Instruction


4.1 state & Explain Branching & Subroutine

Sub-Routine

The 8085 μp does not have the instruction for performing specific operations like multiplication, sine, cosine, square root, logarithm etc.

→ To perform the specific operation, one has to write a small program that may be stored in the memory.

→ The small program written for specific operation in the memory to be used inside the main program from specific operation is called Subroutine.




→ A call instrⁿ is there to call the subroutine from the memory to the main program when it is reqd.

RET → RET instrⁿ is there to return the subroutine from the main program to the memory. One or more subroutine can be used in the main program.

Subroutine saves the memory space.

Classification of Subroutine



iii) Sample Subroutine


OR
 → It is a set of instructions stored in the memory as a small program which is used by the single main program once or no. of times

A1 → To perform the specific operation, one has to write a small program that may be stored in the memory.


→ The small program written for specific operation in the memory to be used inside the main program for specific operation is called subroutine.

→ A call instrⁿ is there to call the subroutine from the memory to the main program where it is reqd.

Eg:-



flow diagram





A. Nested Subroutine

→ This subroutine is formed by the transfer of simple program which is created in a sub-routine which is already present under another sub-routine to the main program.

→ In this type of subroutines, there are two subroutines named subroutine-1 and subroutine-2.



→ 4 CALL instrⁿ as there to CALL the subroutine-1 from the memory to the main program again another call instruction is call the subroutine-2 from the subroutine-1
 → RET instrⁿ returns from subroutine-2 to subroutine-1 & then from subroutine-1 to the main program.

Eg:-



Multiple Subroutine

→ In this type of subroutine, one or main programs can use a single subroutine by using CALL instrⁿ. After the execution of SR, the path will be returned from the SR to main program by using RET instrⁿ.



5th chapter

ASSEMBLY LANGUAGE

PROGRAMMING

A computer language is means of commⁿ betⁿ the user & the computer.

Machine Language →

machine language is a sequence of instrⁿ written in the form of binary nos consisting of '1's and '0's.

→ Binary coded instrⁿ is called machine code.

Advantage:-

- faster in execution due to direct understandable for computer.
- Computer hardware recognizes only machine cycle instrⁿs.

Disadvantages:-

- Difficult to understand the program.
- Entry of program takes long time.
- Program is long.
- Writing the program is difficult.

Assembly Language →

Mnemonics → (It is a Greek word means mindful) The letter that suggests the operation to be performed in a particular instrⁿ is called "Mnemonics".

Eg:- ADD, MUL, MOV etc.

Assembly language programming (ALP) is a sequence of instrⁿ written in ~~mnemonics~~ mnemonics to which computer responds indirectly.

- It is not executed directly by the M/c.
- An assembler is needed to translate assembly language program in the Object Code (M/c code).
- An assembler is a system program software which is written by system programmer.
- An assembler translate the assembly language program into M/c language program.

Examples of Assembly Language Programs

1. Place 05 in Register B

Soln	Mnemonic	M/C code	Mnemonic	Operands	Comments
f000		06, 05	MOV	B, 05	Get 05 in reg. B
f002		76	HLT		Stop.

2. Get 05 in register A; then move it to register B.

Soln	Mnemonic	M/C code	Mnemonic	Operands	Comments
f000	MOV	A, 05			Get 05 in register A.
f002	MOV	B, A			Transfer 05 from register A to B.
f003	HLT				stop.

3. Load the content of the memory location f050H directly to the accumulator, then transfer it to register B. The content of the memory location f050H is 05.

Soln	Mnemonic	M/C code	Mnemonic	Operands	Comments
f000	LDA	f050			
f003	MOV	B, A			
f004	HLT				

4. Move the content of the memory location f050H to register C. The content of the memory location f050H is 08.

f000	LXI	H, f050			
f003	MOV	C, M			
f004	HLT				

5. Place the content of the memory location f050H in reg. B and that of f051H in reg. C. The contents of f050H and f051H are 11H and 12H respectively.

f000	LXI	H, f050H			
f003	MOV	B, M			
f004	INX	H			
f005	MOV	C, M			
f006	HLT				

6. Place 05 in the accumulator. Increment it by one and store the result in the memory location f050H

f000	MVI	A, 05			
f002	INR	A			
f003	STA	f050H			
f006	HLT				

2009 HLT.

Data
2501 - 49H
2502 - 56H
Result
2503 - 9FH

12. Subtract 32H from 49H & 9BH from f8H

2000 LXI H, 2501H
2003 MOV A, M
2004 INX H
2005 SUB M
2006 INX H
2007 MOV M, A
2008 HLT

Data
2501 - 49H
2502 - 32H
Result
2503 - 17H

Data
2501 - F8H
2502 - 9BH
Result
2503 - 5DH

13. Addition of TWO 8-bit nos.; sum is 16-bits.

2000 LXI H, 2501H
2003 MVI C, 00
2005 MOV A, M
2006 INX H
2007 ADD M
2008 JNC AHEAD
200B INR C
200C AHEAD STA 2503H
200F MOV A, C
2010 STA 2504H
2013 HLT

Data
2501 - 98H
2502 - 9AH

Result
2503 - 32H, LSBs of SUM
2504 - 01H, MSBs of SUM

Data
2501 - F5H
2502 - 8AH

Result
2503 - 7FH, LSBs of SUM
2504 - 01H, MSBs of SUM

14. Decimal Addition of two 8-bit nos, sum: 16 bits

2000	LXI	H, 2501H
2003	MVI	C, 00
2005	MOV	A, M
2006	INX	H
2007	ADD	M
2008	DAA	
2009	JNC	AHEAD
200C	INR	C
200D	AHEAD	STA 2503H
2010	MOV	A, C
2011	STA	2504H
2014	HLT	

Data

2501 - 84D
2502 - 75D

Result

2503 - 59D, LSD
2504 - 01D, MSD

Data

2501 - 96D
2502 - 69D

Result

2503 - 65D, LSD
2504 - 01D, MSD

15. Addition of two 16-bit nos, sum: 16 bits or more

2000	LHLD	2501H
2003	XCHG	
2004	LHLD	2503H
2007	MVI	C, 00
2009	DAD	D
200A	JNC	AHEAD
200D	INR	C
200E	AHEAD	SHLD 2505H
2011	MOV	A, C
2012	STA	2507H
2015	HLT	

Data

2501 - 98H
2502 - 5B H
2503 - 4C H
2504 - 8E H

Result

2505 - E4, LSB

Data

2501 - 45H
2502 - A6 H
2503 - 23 H
2504 - 9B H

Result

2505 - 68H

16. 8-bit decimal subtraction

```

2000 LXI H, 2502H
2003 MVI A, 99
2005 SUB M
2006 INR A
2007 DCX H
2008 ADD M
2009 DAA
200A STA 2503H
200D HLT
    
```

Data
 2501 - 96
 2502 - 38
Result
 2503 - 58

Data
 2501 - 99
 2502 - 48
Result
 2503 - 51

Data
 2501 - 50
 2502 - 10
Result
 2503 - 40

17. find 1's complement of an 8-bit no.

```

2000 LDA 2501H
2003 CMA
2004 STA 2502H
2007 HLT
    
```

Data
 2501 - 96H
Result
 2502 - 69H

Data
 2501 - E4H
Result
 2502 - 1BH

18. find 1's complement of a 16-bit no.

```

2000 LXI H, 2501H
2003 MOV A, M
2004 CMA
2005 STA 2503H
2008 INX H
2009 MOV A, M
200A CMA
200B STA 2504H
200E HLT
    
```

Data
 2501 - 85H
 2502 - 54H
Result
 2503 - 7AH
 2504 - ABH

Data
 2501 - 7EH
 2502 - 89H
Result
 2503 - 81H
 2504 - 76H

iii

19. find 2's complement of an 8-bit no.

```

2000 LDA 2501H
2003 CMA
2004 INR A
2005 STA 2502H
2008 HLT

```

Data
2501 - 96H

Result
2502 - 69H

Data
2501 - E4H

Result
2502 - 1CH

20. find 2's complement of a 16-bit no.

```

2000 LXI H, 2501H
2003 MVI B, 00
2005 MOV A, M
2006 CMA
2007 ADI 01
2009 STA 2503H
200C JNC GO
200F INR B
2010 GO INX H
2011 MOV A, M
2012 CMA
2013 ADD B
2014 STA 2504H
2017 HLT

```

Data
2501 - 8C, LSB
2502 - 5B, MSB

Result
2503 - 74, LSB
2504 - A4, MSB

Data
2501 - 00
2502 - 5B

Result
2503 - 00
2504 - A5

21. Shift an 8-bit no. left by one bit

```

2000 LDA 2501H
2003 ADD A
2004 STA 2502H
2007 HLT

```

Data
2501 - 65H
Result
2502 - CAH

28. To find larger of two nos.

```
2000 LXD H, 2501H
2003 MOV A, M
2004 INX H
2005 CMP M
2006 JNC AHEAD
2009 MOV A, M
200A AHEAD STA 2503H
200D HLT
```

Data

2501 - 98H
2502 - 87H

Result

2503 - 98H

Data

2501 - A9H
2502 - EBH

Result

2503 - EBH

29. To find the largest no. in a data array.

```
2000 LXD H, 2500H
2003 MOV C, M
2004 INX H
2005 MOV A, M
2006 DCR C
2007 LOOP INX H
2008 CMP M
2009 JNC AHEAD
200C MOV A, M
200D AHEAD DCR C
200E JNZ LOOP
2011 STA 2450H
2014 HLT
```

Data

2500 - 03
2501 - 98
2502 - 75
2503 - 99

Result

2450 - 99

Data

2500 - 06
2501 - 38
2502 - 94
2503 - EB
2504 - A8
2505 - B5
2506 - FB

Result

2450 - FB