

## Ch-1: Introduction

### 1.1. Discuss microprocessor.

Microprocessor is a digital circuit constructed by using LSI (Large Scale Integration), VLSI (Very Large Scale Integration) and above packages consists of thousand of components in a small 'silicon' chip.

#### Definition:

Microprocessor is a multipurpose, programmable, clock driven, register based electronic digital circuit that is

1. Reads the instruction from the storage device called memory.
2. Accepts the binary data as I/P.
3. Process the binary tasks according to the instruction.
4. Execute the result as O/P.

#### Organisation of Microprocessor:

Microprocessor consists of different stages, such as

1. ALU (Arithmetic & Logic Unit)
2. Control Unit
3. Register array.

ALU	Register Array
Timing and Control Unit	

#### ALU

It performs arithmetic operation like +, -, etc and logic operation like OR, AND, NOT etc. This is the main part of the MP which compute all the operations.

#### Control Unit (CU)

This is the timing and control unit of the MP which provides the timing options for the transfer of instruction and data. This maintains time gap bet' the instructions.


→ This is the unit which enables or disabled to perform the operation according to the instruction given

#### Register Array

These are the general purpose registers present inside the MP to store data temporarily.

→ It helps the CPU to complete operations by receiving or transferring the instructions present in them.

## Organization of microcomputer (Digital Computer)



1. The total microcomputer system including all the peripherals is called the system.
2. The individual component connected to perform the task is called subsystem.
3. The line which is provided to the communication path from CPU to other peripherals is called system bus.

### I/P

This is the unit which transfers binary instructions from the I/P device to the CPU.

Eg: Keyboard, Mouse, CD-ROM, joystick.

### O/P

This is the unit which transfers binary information from CPU to O/P device.

Eg: Monitor, Printer, Speakers, LCD screen/Projector.

### Memory

This is the unit which stores information and instructions in the form of binary digit. It is of two types, i.e. ROM & R/W M.

### ROM (Read Only Memory)

ROM is used to store instructions permanently. By using this memory, computer can execute the initial display.

To communicate with the periference, the MPU performs the following operations.

1. Identify the periference or memory location (Address).
2. Transfer of binary information (Data or instruction).
3. Sending of control or synchronised signal.


## 2.2. State & Explain Buses.

To perform these operations, MPU needs some communicating path called system buses. The system buses is divided into 3 parts according to its communication.

1. Address buses.
2. Data buses.
3. Control buses.

## 2.3. Study general bus structure.

Bus structure of 8-bit CPU



### 3.1. Describe address bcs, databases, control bcs.

#### Address bcs →

It is the group of lines used by the CPU to identify the preference or the memory location present inside the memory device.

- Because the address was send by the CPU to others for identification, it is of ~~bidirectional~~ unidirectional.
- Each device & location are assigned by a binary no. which is the address of that location.

- 8085 CPU has 16 address lines denoted by A<sub>0</sub>-A<sub>15</sub>.
- \* 8086 CPU has 20 address lines denoted by A<sub>0</sub>-A<sub>19</sub>.
- \* 80386 CPU has 32 address lines denoted by A<sub>0</sub>-A<sub>31</sub>.

#### Data bcs →

This is the group of lines used to transfer data or instructions from CPU to other peripheral & viceversa.

- Because data are flow from CPU to others. & viceversa.
- So, it is a bidirectional lines.

- 8085 CPU has 8 data lines denoted by D<sub>0</sub>-D<sub>7</sub>.
- 8086 CPU has 16 data bcs denoted by D<sub>0</sub>-D<sub>15</sub>.

80386 } (Pentium) has 32 data lines denoted by D<sub>0</sub>-D<sub>31</sub>.  
80486 }

#### Control bcs →

It is the single line used by the CPU to control different operations.

- Every operation is assigned a specific control signal.

Partially unidirectional & partially bidirectional.

- It is also ~~unidirectional~~ bidirectional.
- CPU sends a pulse to activate the particular operations.

- e.g. (i) Memory Read - MEMR.
- (ii) Memory write - MEMW.
- (iii) I/O Read - I/OR
- (iv) I/O write - I/OW.

↳ For I/O read operation, 1st step sends the addressing signal to the I/O device.

↳ The address send by the step is decoded by an external logic chip which makes the activation of I/O location.

↳ Then step sends a controlled signal  $\overline{IOR}$  /  $\overline{IOW}$  by sending a pulse to the I/O chip which make activate that particular I/O location from which the user wants to read.

↳ Once the I/O chip is activated then the datas are flow from the I/O location to step through bidirectional data buses for computation & execution.

## 2.5. Describe pin structure of 8085 step.

### PIN PROGRAM OF 8085 step

X <sub>1</sub>	1	40	Vcc
X <sub>2</sub>	2	39	HOLD
RESET OUT	3	38	HLD A
SID	4	37	CLK (OUT)
SOD	5	36	RESET IN
TRAP	6	35	READY
RST 7·5	7	34	I <sub>O1</sub> / $\overline{I}_{O1}$
RST 6·5	8	33	S <sub>1</sub>
RST 5·5	9	32	RD
INTR	10	31	WR
INTA	11	30	ALE
A <sub>D0</sub>	12	29	S <sub>0</sub>
A <sub>D1</sub>	13	28	A <sub>15</sub>
A <sub>D2</sub>	14	27	A <sub>14</sub>
A <sub>D3</sub>	15	26	A <sub>13</sub>
A <sub>D4</sub>	16	25	A <sub>12</sub>
A <sub>D5</sub>	17	24	A <sub>11</sub>
A <sub>D6</sub>	18	23	A <sub>10</sub>
A <sub>D7</sub>	19	22	A <sub>9</sub>
V <sub>ss</sub>	20	21	A <sub>8</sub>

8085A  
Pin dia.

The total pin operation of the 8085 step which is similar to 8085A are divided into following parts:

1. Address bres.

2. Muxplexed address / data bres.

3. Control & status signal.


4. Power supply & frequency signal.

5. External Initiated signal.

6. Serial I/O port.

### 1. Address Bus →

8085 chip has 8 high order address bcs denoted by A<sub>8</sub> to A<sub>15</sub>.



### 2. Multiplexed Address/Data bcs →

8085 chip has dual purpose address & data bcs called multiplexed address data bcs.

- It is denoted by AD<sub>0</sub>-AD<sub>7</sub>.
- It uses this pins primarily as address bcs & then it can be used as data bcs.
- To separate address bcs from multiplexed address data bcs, a control signal is needed for demultiplexing.
- These are low order address bcs.

3. Control & Status signal →  
It uses this signals to locate or identify the  
memory location & these signals show the operation  
of the IEP.

ALE → (Address latch enable).

This is the control signal used by the IEP to  
demultiplex the low order address bits from multi-  
plexed address databus.

↳ This signal enables the address bits to be used by  
the IEP A<sub>0</sub> to A<sub>7</sub>.

WR → (Write).

This is the control signal used by the IEP to  
write the data or information in the memory locn.  
↳ This control signal enables the memory chip where  
the user wants to write.

RD → (Read).

This is the control signal used by the IEP to read  
the data or information from the memory  
location.

↳ This control signal enables the memory chip  
where the user wants to read.

I/O/M → (Input output / Memory) →

↳ This is a type of control signal used by the IEP to  
identify whether the operation is related to I/O, CPU  
device or memory device.

↳ When this pin is in high state it identifies the I/O  
operation.

↳ When it is low, it identifies the memory operation.

↳ It identifies the memory location.

↳ This pin will operate with the collaboration of RD  
or WR control signal.

S<sub>0</sub>, S<sub>1</sub> →

This is the status signal used by the CPU to identify the states of different operations.

S <sub>0</sub>	S <sub>1</sub>	Result
0	0	Halt
1	0	WR
0	1	RD
1	1	INTA

1. Power supply & frequency signal →

These pins are provided in the CPU to supply dc voltage, ground, frequency for the CPU.

V<sub>cc</sub> →

8085 CPU requires +5V DC power supply.

V<sub>ss</sub> → 8085 CPU has a pin which is connected to the ground.

X<sub>1</sub>X<sub>2</sub> →

This is the two point between which a crystal is connected to provide 3MHz clock frequency to internal pins.

The frequency is internally divided into two equal halves. So, the frequency supplied by the crystal will be 6MHz.

CLK OUT →

It is the clock signal generated by the CPU for the other devices.

5. External Initiated signals including Interrupts →

This is the group of signals used by the external peripherals with the 8085 CPU.

1. INTR → (Interrupt request) →

It is the signal sent by the external devices to interrupt the current execution.

It is a request signal from the external devices to the CPU.

2. INTA → (Interrupt Acknowledgement) →

This is an outgoing signal generated by the CPU with the request of external device INTR.

↳ This signal is a granted signal generated against INTR.

### 3. RST 7.5, RST 6.5, RST 5.5 → (Reset signal) →

These are the I/P signals used by the external peripherals for the 8085 I/P for changing the sequence of execution of current operation.

↳ Depending upon the priority given by the external devices, the IP goes high or low.

↳ The priority order of these pins are 7.5, 6.5 & 5.5.

↳ These interrupt signals are the highest priority than INTR.

### 4. TRAP → (NMI) (Non-Maskable Interrupt) →

This is the highest priority interrupt signal causes during the execution of the program to make the operation suspended.

### 5. HOLD →

It is the I/P request signal generated by the external peripherals for the I/P for the permission of using data & address bus.

↳ This system is used by DMA controller to hold the current execution for the time of data transmission.

### 6. HOLDA → (Hold Acknowledgement O/P signal) →

↳ This is an outgoing acknowledgement generated against the hold request signal.

↳ When this signal is generated the external peripheral have the permission for the data transfer by using data & address bus.

### 7. READY →

↳ This is the signal used by the user which identifies whether the I/P is ready to work or not.

↳ When this signal goes low defines that I/P is in OFF state.

↳ This signal is generated at the time of initial

### 8. RESET IN →

↳ This is the type of signal send by the user to make suspend to the current execution.

↳ When this signal is activated, all the instructions present inside the CPU are transferred to the memory location.

### 9. RESET OUT →

↳ This is the outgoing signal generated by the CPU which identifies that the CPU being reset.

↳ The signal is also used to RESET the other external devices.

### 6. Serial O/P Port →

There is a provision in 8085 CPU to communicate with external peripherals by transferring or receiving data in a single line.

## 2.6. Describe Internal architecture of 8085 CPU.

### Internal Architecture of 8085 CPU →

The internal architecture of 8085 CPU showing in the fig. consists of,

1. Arithmetic Logic CKT.
2. Timing & control unit.
3. Instruction register & decoder.
4. Register Array.
5. Interrupt controller.
6. Serial I/O controller.

## 2.7. Describe Arithmetic logic unit.

### ① Arithmetic logic unit (ALU) →


The arithmetic logic unit is present inside the CPU to compute all the operations.

The units consist of,

- (i) Temporary register (8).
- (ii) Arithmetic & logic CKT.
- (iii) Accumulator (8).
- (iv) Flag register.

①

# Internal Architecture of 8085 CPU



### (i) Temporary Register →

This is a 8-bit temporary storage register used to store the information during the arithmetical & logical operation.

### (ii) Arithmetic & Logic unit →

This is the unit provided inside the CPU to perform arithmetical & logical operation.

### (iii) Accumulator →

It is a 8-bit register used for the storing of the result occurred during the arithmetical & logical operation inside the ALU.

### 2. Describe flag register.

### (iv) Flag Register →

This is a 8-bit register provided inside the CPU on a set of 5 flags are used to test the condition of the result of operation.

$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
S	Z	*	AC	*	P	*	C

S → Sign flag.

Z → Zero flag.

AC → Auxiliary carry flag.

C → Carry flag.

P → Parity flag.

### Sign flag (S) →

After the arithmetic operation, if the left most bit ( $D_7$ ) is SET or RESET is identified about the sign bit.

(i) If  $D_7$  is 1, the result is negative.

(ii) If  $D_7$  is 0, the result is positive.

(iii) If  $D_7$

(3)

### Zero flag (Z) →

Ocuring the ALU operation, if the result is zero, then the 7th bit ( $D_6$ ) is SET.

(i) If  $D_6$  is 1, the result is 0.

(ii) If  $D_6$  is 0, the result is 1.

### Auxiliary carry flag (Ac) →

Ocuring the ALU operation, if a carry bit is generated in 4th position ( $D_3$ ) & passed on to the 5th position ( $D_2$ ). Then it is said to be generation of auxiliary carry.

It is internally present to perform BCD operation.

It is not available for the programmer to change the state.

### Parity flag (P) →

Ocuring the ALU operation, if the result contains even no of '1' then the parity flag is SET.

(i) If  $D_2$  is even then the result is having even no. of 1s.

(ii) If  $D_2$  is odd then the result is having odd no. of 1s.

### Carry flag (C) →

Ocuring the ALU operation, for addition or multiplication, if a carry bit is generated then a carry flag is SET.

(i) If  $D_0$  is 1, the result is having a carry bit.

(ii) If  $D_0$  is 0, the result is not having a carry bit.

For a subtraction operation, this flag can be used as a borrow flag.

④

### 2 Timing & control register →

Timing & control register synchronise, the CPU with a clock signal to communicate between CPU & other peripherals.

The control signals received by the CPU are,  $\overline{WR}$ ,  $\overline{RD}$ ,

ALU to identify above the operation,  
↳ This z80 is also having DMA option to communicate b/w the I/O device & memory without the help of I/O (HOLD, HLDA).

↳ This z80 is also having RESET signals RESET IN & RESET OUT to initialise the program & to RESET the external devices.

↳ This z80 is also having a clock generator (CLK OUT) to provide CLK signal of 3MHz freq. to the external devices & the CLK signal is provided by a crystal of 6MHz freq. b/w pins X<sub>1</sub> & X<sub>2</sub>.

### ③ Instruction Register & Decoder →

When an instruction is executed from memory, it is stored in instruction register.

↳ It stores the instruction temporarily & send to the instruction decoder.

↳ The instruction decoder decodes the instructions & identifies what program or operation should be followed.

↳ It is an internal register can't available for the programmer to change the contents.

↳ It is a part of ALU.

### ④ Register array →

↳ 8085 has 6 general purpose register named B, C, D, E, H & L of 8-bit capacity to hold or store data temporarily during the operation.

↳ It has also two temporary register named W & Z of 8-bit capacity to hold the data during execution.

↳ These registers W & Z can't available for the programmer to change the contents.

### ⑤ Interrupt Controller →

Interrupt controller is an z80 present inside the

architecture of the IEP to control all the interrupt signal coming from the outside of different priority (INTR, RST 7·S, RST 6·S, RST 5·S & TRAP) by sending an acknowledgement signal INTA.

## ⑥ Serial I/O controller →

It is an IC present inside the architecture of the IEP to provide the option of receive & sending the data in serial form.

- Q. 1. Describe three state registers, three state switches.  
Q. 2. Explain the data transfer using tristate registers.

### TRISTATE →

When a system utilizes three different conditions using a single line is called tristate. The states are:-  
1. Applied high voltage (Logic-1).  
2. Low voltage (Logic-0).  
3. Open circuit or undefined state.

### Tristate Device →


The device which uses three different states of operation.  
(i) ON state.  
(ii) OFF state.  
(iii) Electrically disconnected is called tristate device.

### Tristate Logic →

A logic circuit having a third input line is called "ENABLE" is called tristate logic.

When the ENABLE pin is in active high state then a logic circuit can perform as the ordinary logic circuit.

When the ENABLE pin is in active low state then a logic circuit goes to high impedance state it means no output current can draw across the output of logic circuit.



ENABLE PIN	RESULT
Active high	O/p form
Active low	No o/p.

## 2.10 Explain program counter.

### PROGRAM COUNTER →

It is a 16-bit register used to locate the address of the memory location from which the next operation may be performed.

- Because the address of the location is a 16-bit binary no. that's why the length of the register is 16-bit.

## ✓ 2.11 State & explain stack pointer, stack & stack top.

### STACK POINTER →

It is the last location available from the memory location assigned by the stack inside the R/W memory.

- It is the top most location from the group of memory locations.

### STACK POINTER →

It is a 16-bit register present inside the architecture of esp to point out the specified memory location (stack) inside the R/W memory.

- It is loaded by the address of the stack which it is pointing.

This is used to execute operation directly at the time of primary operation.

- It is reset to point out the stack location.


### STACK →

Stack is the group of memory location present inside the RD/RW memory which is ~~present~~ previously decided by the programme by writing a program directly.

↳ This is the storing locations used to hold the data or information during the execution of program temporarily.

↳ Stack access faster than memory access.

↳ The data stored in the stack are last in first out (LIFO) principle.



## 2.12. State & explain registers.

### REGISTER →

Register is a set of flip-flops used to store data & address of memories present inside the architecture of CPU.

↳ Its function is,

1. To store data or address of memory.
2. To affect the length of the program.
3. To execute the time of the program.
4. To simplify the program.

↳ Depending upon the operations or function at the time of execution, it is divided into 3 parts.  
i.e. 1. Temporary Register (TR)  
2. General purpose Register (GPR).

## 3.1. Discuss Instructions:

- Instruction is a command given to the computer for specific operation by the given data.
- Instruction set of the CPU is the collection of instructions designed by the manufacturer for a specific purpose for execution.
  - It is the set of binary words contained '1' or '0' designed by the manufacturer for specific use only.
  - The instructions used in contains two groups i.e.
    1. OPCODE
    2. OPERAND

OPCODE →

- It is the first part of the instruction which specifies about the task to be perform.
- Because, it is used to identify the operation by means of a code, it is called operation code or OPCODE.

OPERAND →

- It is the second part of the instruction which specifies the data to be operated.
- Because, it is used to identify the data which are takes part in the operation, is called operation data or OPERAND.

Techniques used for analysis of data in an instruction

- 8-bit or 16-bit of data can be directly given to the instruction itself.
- Address of the memory loc can be given to the instruction inside which the data is to be operated is present.
- In an instrn, if a single register is specified then the register is taken as the first OPERAND & the other OPERAND can be taken as the accumulator.
- In an instrn, if two registers are specified, then the contents of the register can be taken as the data to be operated.
- In an instruction, if no data is given, then the instrn has to operate with the accumulator.
- The instrn is divided into three types depending upon the mode of operation.
  1. Single byte instruction.
  2. Two byte instruction.
  3. Three byte instruction.

## 1. Single byte instruction

It is the type of instruction which contains a single byte called OPCODE.

- Because of the single byte, it is also called single word operation.
- It requires a single memory location to store.
- This instruction is used to communicate, One register to other inside the CPU.
- The communication may takes place between the CPU & memory location is already loaded on the register of the CPU.

Eg: MOV B, C (Move the contents of the register 'C' to Register 'B')

## 2. Two byte instruction

It is the type of instruction which contains two byte. 1st byte contains the OPCODE & the 2nd byte contains the OPERAND.

- It requires two successive memory location to store.
- The first instrn which is OPCODE is 1st stored in the 1st memory location & the 2nd instrn, which is OPERAND is stored in consecutive memory location.

Eg: MVI A, 08 (Move immediately the data to the accumulator).

## 3. Three byte instruction

It is the type of instrn which contains three bytes of length. 1st byte is called OPCODE, 2nd byte is called low order OPERAND & 3rd byte is called high order OPERAND.

- The 2nd & 3rd bytes are specified the address of the memory location where the data are to be operated.
- It requires three successive memory location.

Eg: LDA 2005H (Load the contents of the memory loc 2005H to the accumulator.)

- \* The instrn may be concerned with these 5 factors
1. 8-bit or 16-bit data
  2. 8-bit or 16-bit address
  3. Internal register.
  4. General purpose register.
  5. Memory location.

## Groups of 8085 CPU

Hence, in other way instruction set is divided into following groups.

- (i) Data transfer Group
- (ii) Arithmetic Group
- (iii) Logical Group
- (iv) Branch Group
- (v) Stack, I/O and Machine Control Group.

### (i) Data Transfer Group

MOV R<sub>1</sub>, R<sub>2</sub> (Move data; Move the contents of one register to another.)

$[R_1] \leftarrow [R_2]$ ; states-4, flags-None, Addressing-Register, Machine cycle-1

→ The content of register  $R_2$  is moved to reg.  $R_1$ .

Eg:- MOV A,B (Move the content of reg. B to reg. A)

→ Time taken for execution of this instruction is 4 clock period. One clock period is called one state.

→ Here, NO flags is affected.

Mov R<sub>c</sub>, M (Move the content of memory to Reg.)

$[R_c] \leftarrow [H-L]$ ; states-7, flags-None

Addressing- Register Indirect, MC-2;

→ Here the content of the memory location, whose address is an H-L pair is moved to reg.  $R_c$ .

Eg:- LXI H, 2000H (Load H-L pair by 2000H)

MOV B,M (Move the content of memory loc' 2000H to reg. B)

HLT (Halt)

Mov M, R<sub>c</sub> (Move the contents of reg. to memory)

$[H-L] \leftarrow [R_c]$ ; states-7, flags-None

Addressing: Reg. Indirect, MC-2.

→ Here the content of register  $R_c$  is moved to the memory location addressed by H-L pair.

Eg: MOV M,C (Move the contents of register to the memory loc<sup>n</sup> whose address is in H-L pair)

MVI R, data (Move immediate data to reg.)

[R]  $\leftarrow$  data; states - 7, flags - none

Addressing: Immediate, MC - 2

- Here the 1st byte of the instruction is its opcode.
- The 2nd byte of the instr<sup>n</sup> is the data which is moved to reg. R.

Eg: MVI A,05 (MOVE 05 to reg. A).

MVI M,data (Move immediate data to memory)

[H-L]  $\leftarrow$  data; states - 10, flags - none

Addressing - Immediate / reg. indirect, MC - 3

- The data is moved to memory location whose address is in H-L pair.

Eg: LXI H,2400H (Load H-L pair with 2400H)

MVI M,08 (Move 08 to memory loc<sup>n</sup> 2400H)

HLT (Halt)

LXI R, data (Load register pair immediate)

[RP]  $\leftarrow$  data 16 bits; states - 10, flags - none

Addressing - immediate, MC - 3, [RH]  $\leftarrow$  8 MSBs, [RL]  $\leftarrow$  8 LSBs

- This instruction loads 16-bit immediate data onto reg. pair RP; Only high order reg. is mentioned after the instruction.

- Here, H on the instr<sup>n</sup> stands for H-L pair.

- Similarly LXI B is form B-C pair and beginning is similarly LXI B.

Eg: LXI H,2500H (Loads 2500H into H-L pair)

- Hence 2500H denotes that the data 2500 is in hexadecimal.

LDA addr (Accumulator direct) Holes and P!

[A]  $\leftarrow$  [addr]; states - 13, flags - none

Addressing - direct, MC - 4

- The content of the memory location, whose address is specified by the 2nd and 3rd bytes of instr<sup>n</sup>, is loaded into the accumulator.

Eg: LDA 2400H (load the content of memory location 2400H into the Accumulator)

STA addr (store acc. direct)

$[addr] \leftarrow [A]$ , states - 13, flags - none  
Addressing - direct, MC - 4.

→ The content of the acc. is stored in the memory location whose address is specified in the 2nd and 3rd byte of instr<sup>n</sup>.

Eg: STA 2000H (store the content of the acc. in the memory loc<sup>n</sup> 2000H).

LHLD addr (load H-L pair direct)

$[L] \leftarrow [addr]$ ,  $[H] \leftarrow [addr+1]$ , states - 16  
flags - none, Addressing - direct, MC - 5

→ The content of the memory location, whose address is specified by the 2nd and 3rd bytes of the instruction, is loaded into reg. L. The content of reg. H is stored in the next memory loc<sup>n</sup>.

Eg: LHLD 2500H (load the content of reg. L in the memory loc<sup>n</sup> 2500H).

→ The content of reg. H is stored in the memory loc<sup>n</sup> 2501H.

SHLD addr (store H-L pair direct)

$[addr] \leftarrow [L]$ ,  $[addr+1] \leftarrow H$ , states - 16  
flags - none, Addressing - direct, MC - 5

→ The content of the memory loc<sup>n</sup>, whose address is specified by the 2nd and 3rd bytes of the instr<sup>n</sup>, is loaded into reg. L. The content of reg. H is stored in the next memory loc<sup>n</sup>.

Eg: SHLD 2500H (store the content of reg. L in the memory loc<sup>n</sup> 2500H).

→ The content of reg. H is stored in the memory loc<sup>n</sup> 2501H.

LDAX ICP. (Load acc. indirect)

$[A] \leftarrow [CPL]$ , states-7, flags- none, Addressing- Reg. indirect  
MC-2.

→ The content of the memory loc<sup>n</sup>, whose address is on the register pair ICP, is loaded onto the accumulator.

Eg:- LDAX B (Load the contents of the memory loc<sup>n</sup>, whose address on the B-C pair, onto the accumulator).

→ This instruction is used only for B-C and D-E register pair.

STAX ICP. (Store acc. indirect)

$[CPL] \leftarrow [A]$ , states-3, flags- none, Addressing- Reg. indirect

MC-2.

→ The content of the acc. is stored on the memory loc<sup>n</sup> whose address is on the register pair, ICP.

Eg:- STAX D (Store the content of the acc. in the memory loc<sup>n</sup> whose address is on D-E pair).

→ This instruction is true only for reg. pairs B-C, and D-E.

XCHG. (Exchange the contents of H-L with D-E pair)

$[H-L] \leftrightarrow [D-E]$ , states-4, flags- none, Addressing- Register MC-1.

→ The contents of H-L pair are exchanged with contents of D-E pair.

(H-L pair is 16 bits and D-E pair is 16 bits)

(H-L pair is 16 bits and D-E pair is 16 bits)

(H-L pair is 16 bits and D-E pair is 16 bits)

(H-L pair is 16 bits and D-E pair is 16 bits)

(H-L pair is 16 bits and D-E pair is 16 bits)

(H-L pair is 16 bits and D-E pair is 16 bits)

(H-L pair is 16 bits and D-E pair is 16 bits)

(H-L pair is 16 bits and D-E pair is 16 bits)

(H-L pair is 16 bits and D-E pair is 16 bits)

(H-L pair is 16 bits and D-E pair is 16 bits)

(H-L pair is 16 bits and D-E pair is 16 bits)

(H-L pair is 16 bits and D-E pair is 16 bits)

(H-L pair is 16 bits and D-E pair is 16 bits)

(H-L pair is 16 bits and D-E pair is 16 bits)

(H-L pair is 16 bits and D-E pair is 16 bits)

(H-L pair is 16 bits and D-E pair is 16 bits)

### (ii) Arithmetic Group

ADD R. (Add register to acc.)

$[A] \leftarrow [A] + [R]$  (The content of reg. R is added to the content of the acc., and the sum is placed in the acc.)

states - 4 , Addressing - Register

flags - ALL

Eg: ADD B (The content of reg. B is added to the content of the acc. and sum is placed in the acc.)

ADD M. (Add memory to acc.)

$[A] \leftarrow [A] + [H-L]$  (The content of the memory loc addressed by H-L pair and carry status are added to the content of the acc. The sum is placed in the acc.)

states - 7 , Addressing - Reg. indirect

flags - ALL

Eg: LXI H, 8200H (Load H-L pair by 8200H)

ADD M (Add the content of 8200H by H-L pair and carry status are added to acc. & stored in acc.)

HLT (Halt)

ADC R. (Add register with carry to acc.)

$[A] \leftarrow [A] + [R] + [CS]$  (The content of reg. R and carry status are added to the content of acc. & the sum is placed in acc.)

states - 4

flags - ALL

Addressing - Register

MC - 2

Eg: ADC B (The content of reg. B and CS are added to the content of acc. & the sum is placed in acc.)

ADC M. (Add memory with carry to acc.)

$[A] \leftarrow [A] + [H-L] [CS]$  (The content of the memory loc addressed by H-L pair and CS are added to the content of acc. & sum is stored in acc.)

states - 7

flags - ALL

Addressing - Reg. indirect

MC - 2

Eg: LXI H, 2500H (Load H-L pair by 2500H)  
 ADC M (Add the content of 2500H and CS are added to the acc. & sum is stored in acc.)  
 SHLD 2502H (Store the content of reg. L in memory loc 2502H (8H in 2503H))  
 HLT (Halt)

ADI data (Add immediate data to acc.)  
 $[A] \leftarrow [A] + \text{data}$ , Add the immediate data to the content of acc  
 states - 7 Addressing - Immediate  
 flags - All MC - 2

→ The 1st byte of the instr' is its opcode. The 2nd byte of the instr' is data, and CS is added to content of the acc. The sum is placed in the acc.

Eg: ADI 08 (Add 08 to the content of the acc. and place the result in acc.)

ACI data (Add with carry immediate data to acc.)  
 $[A] \leftarrow [A] + \text{data} + [\text{CS}]$ , states - 7 flags - All MC - 2

Addressing - Immediate  
 → The 2nd byte of the instr' (which is data) and the carry states are added to the content of the acc. The sum is placed in the acc.

Eg: ACI 09 (Add 09 with carry to the content of acc. and place the result in acc.)

DAD RP. (Add register pair to H-L pair)  
 $[H-L] \leftarrow [H-L] + [RP]$ , states - 10 flags - 0s MC - 3

Addressing - Register addressing  
 → The contents of register pair RP are added to the contents of H-L pair and the result is placed in H-L pair. (Only carry flag is affected.)

Eg: DAD B (Add B, pair to H-L pair)  $[(H-L)] \rightarrow [(H-L)]$

SUB R. Subtract reg. R from acc.  
 $[A] \leftarrow [A] - [R]$ , The contents of reg. R are subtracted from the content of the acc., and the result is stored in acc. states - 4 flags - All MC - 1

Eg: SUB 08 (Subtract 08 from the contents of acc.)

### iii) Logical Group

The instructions of this group perform AND, OR, EXCLUSIVE OR operations; compare, rotate or take complement of data in register or memory.

ANALR (AND register with acc.)  
[A]  $\leftarrow [A] \wedge [R]$  (The content of reg. is ANDed with the content of the acc., and the result is placed in the acc.)

states - 4

flags - All

- All status flags are affected (except CS)
- The flag CS is cleared, i.e. it is set to 0.
- Auxiliary carry flag AC is set to 1 if 1s.

(The content of reg. is ANDed with the content of the acc., and the result is placed in the acc.)

ANALM (AND memory with accumulator)  
[A]  $\leftarrow [A] \wedge [M-L]$ , (The content of the memory located at address H-L pair is ANDed with the acc. The result is placed in the acc.)

states - 7

flags - All

- All flags are affected (except CS which is set to 1)
- The CS flag is set to 0 and AC to 1.

eg: LXI H, 2700H (load H-L pair by 2700H)  
The content of memory loc 2700H is ANDed with the acc. The result is placed in the acc. (HALT) and all flags are set.

HLT

ANIE (AND immediate data with acc.)  
[A]  $\leftarrow [A] \wedge \text{data}$  (if the 8th bit of the data is data and if it is ANDed with the content of the acc. then, result is stored in the acc.)

states:- 7

flags:- All

- The CS flag is set to 0 and AC to 1.

eg: ANIE 08 (08 is ANDed with the content of acc. & the result is stored in the acc.)

Addressing - Register Immediate

MS - 2.

ORA R (OR register with acc.)  
[A] < [A] V [R] (The content of reg. R is ORed with the content of the acc. & the result is stored in the acc.)

states - 4  
flags - All  
Addressing - Register  
MC - 1

- Here all status flags are affected.
- Carry and AC flags are cleared while the CS and AC flags are set to 0.
- Eg: ORA D (The content of reg. D is ORed with the content of acc. & result is stored on the acc.)

ORA M (OR memory with acc.)  
[A] < [A] V [H-L] (The content of the memory location addressed by H-L pair is ORed with the contents of acc. & result is stored in the acc.)

states - 7  
flags - All  
Addressing - Reg. Indirect  
MC - 2

- The result is placed in the acc.
- The CS and AC flags are set to 0.
- Eg: LDX H, 8200H (Load H-L pair by 8200H)  
ORA M (The content of memory loc. 8200H is ORed with the contents of acc. and result is stored on acc.)  
HLT (Halt)

ORI data (OR immediate data with acc.)  
[A] < RDI R-data (Here data is the 2nd byte of const & reg. R is ORed with the content of the acc. The result is placed on the acc.)

states - 7  
flags - All  
Addressing - Immediate  
MC - 2

- Here all status flags are affected.
- The CS and AC flags are set 0.

Eg: ORI 08 (08 is ORed with the content of acc.)

XRA R (EXCLUSIVE-OR register with acc.)  
[A] < [A] V [R] (The content of reg. R is Exclusive-ORed with the content of the acc. & the result is stored in the acc.)

states - 4  
flags - All  
Addressing - Register  
MC - 1

- Here all status flags are affected.
- The CS and AC flags are set to 0.
- Eg: XRA D (The content of reg. D is EX-ORed with the content of acc. & result is stored on acc.)

iii) CPI 01 (Compare immediate data with acc.)  
 [A] - data (The 2nd byte of the register is data, and it is subtracted from the content of the acc. The status flags are set according to the result of subtraction. But the result is discarded.)


OR  
 CO States - 7 Addressing - Immediate  
 flags - All Mod Address MC - 20-28017  
 A1 → The content of the acc. remains unchanged.

[Eg] CPI. 02 (Compare R2 with the acc.)

RLC (Rotate Accumulator left)

[An+1] ← [An], [A0] ← [A7], [Cs] ← [A7]  
 (The content of the acc. is rotated left by one bit. The seventh bit of the acc. is moved to carry bit as well as to the zero bit of the acc.)  
 states - 4  
 flags - Cs


→ Only Cs flag is affected here.



RRC (Rotate accumulator right)

[A7] ← [A0], [Cs] ← [A0], [An] ← [A7+1]  
 (The content of the acc. is rotated right by one bit. The zero bit of the acc. is moved to the previous bit [A7] as well as to carry bit.)  
 states - 4  
 flags - Cs

→ Only Cs flag is affected here.



RAL (Rotate accumulator left through carry)

[An+1] ← [An], [Cs] ← [A7], [A0] ← [Cs]  
 (The content of the acc. is rotated left one bit through carry. The seventh bit of the acc. is moved to carry and carry bit is moved to the zero bit of the acc.)  
 states - 4  
 flags - Cs

→ Only "carry" flag is affected here.



#### (iv) Branch Group

The instructions of this group change the normal sequence of the program. There are two types of branch instructions: Conditional and unconditional.

→ The conditional branch instructions transfer the program to the specified level when certain conditions are satisfied.

→ The unconditional branch instructions transfer the program to the specified label unconditionally.

JMP address(label) (Unconditional jump: jump to the entry specified by the address (label))

[PC] ← Label (The program jumps to the instruction specified by the address (label) unconditionally.)

states: 10 Addressing: Immediate  
flags: None

→ 2nd byte and immediate of the instruction give the address of the label where the program jumps.

→ The address of the label is the address of the memory location for next instruction to be executed.

Conditional jump: address(label)

→ After the execution of the conditional jump, if the condition is fulfilled, the program jumps to the instruction specified by the address (label).

→ The program proceeds further in the normal sequence, if the specified condition is not fulfilled.

→ If the condition is true, and program jumps to the specified label, the execution of a conditional jump

takes 3 M/C, 10 states. If false, only 2 M/C, 7 states are reqd for the execution of the instruction.

(i) JZ address(label) (jump if the result is zero)

[PC] ← address(label), (by the address (label) of the next instruction, non-zero or zero states  $Z=1$ )

states: 7 from addressing, 2 from immediate  
flags: None

→ Here the result of zero after execution of the preceding instruction is taken into consideration.

- iii) (ii) JNZ addic (label): (Jump if the result is not zero)  
 OR  
 CO  
 A1  
 (PC)  $\leftarrow$  address (label), (The program jumps to the instruction specified by the address (label) of the jump if Z=0, i.e., the result is non-zero (i.e., the zero status Z=0))  
 states - 7/10, Addressing - Immediate  
 flags - None
- iv) JNC addic (label): (Jump if there is a carry).  
 OR  
 CO  
 A1  
 (PC)  $\leftarrow$  address (label), (The program jumps to the instruction specified by the address (label) of the jump if CS=1, i.e., if a carry has occurred (i.e., the carry status CS=1))  
 states - 7/10, Addressing - Immediate  
 flags - None
- Hence the carry after the execution of the preceding instruction is under consideration.
- v) JNC2 addic (label): (Jump if there is no carry) OR  
 OR  
 A1  
 (PC)  $\leftarrow$  address (label), (The program jumps to the instruction specified by the address (label) of the jump if CS=0, i.e., if no carry has occurred (i.e., the CS=0))
- states - 7/10, Addressing - Immediate  
 flags - None
- vi) JP addic (label): (Jump, if the result is plus).  
 OR  
 CO  
 A1  
 (PC)  $\leftarrow$  address (label), (The program jumps to the instruction specified by the address (label) of the jump if S=0, i.e., if the result is plus)
- states - 7/10, Addressing - Immediate  
 flags - None
- vii) JM addic (label): (Jump if the result is minus).  
 OR  
 CO  
 A1  
 (PC)  $\leftarrow$  address (label), (The program jumps to the instruction specified by the address (label) of the jump if S=1, i.e., if the result is minus)
- states - 7/10, Addressing - Immediate  
 flags - None
- viii) JPE addic (label): (Jump if even parity).  
 OR  
 CO  
 A1  
 (PC)  $\leftarrow$  address (label), (If the result contains even no. of 1's, the program jumps to the instruction specified by the address (label) of the parity status P=1).
- states - 7/10, Addressing - Immediate  
 flags - None

### iii) (V) Stack, I/O, and Machine Control Group

IN Port-Address. (Input to accumulator from I/O Port)

[A]  $\leftarrow$  [Port]

states - 10  
Addressing: Direct  
flags - None

- The data available on the port is moved to accumulator
- After instruction IN, the address of the port is specified.

- The 2nd byte of the instruction contains the address of the port. The address of a port is an 8-bit address.

Eg: IN 01 (The address of the port B of an I/O port 8255.1 of a 8085 microprocessor is 01)

OUT Port-Address. (Output from acc. to I/O Port)

[Port]  $\leftarrow$  [A]

states - 10

flags - None

Addressing: Direct  
MC: 3

- The content of the accumulator is moved to the port specified by the address.

- After the OUT instruction, the port address is specified.

- The 2nd byte of the instruction contains the address of the port.

Eg: OUT > 00 (The address of the port A of an I/O port 8255.1 of a 8085 microprocessor is 00)

PUSH RP: (Push the Content of Register pair to stack)

[SP]-1  $\leftarrow$  [RH]

[SP]-2  $\leftarrow$  [RL]

[SP]  $\leftarrow$  [SP]-2

states : 12

flags: None

Addressing: Register (source)/register (destination)

MC: 8

- The content of the register pair RP is pushed onto the stack.

PUSH PSW: (Push Processor status word)

[SP]-1  $\leftarrow$  AA, [SP]-2  $\leftarrow$  PSW (Program status word), [SP]  $\leftarrow$  [SP]-2.

states : 12

flags: None

Addressing: Reg. (source)/reg. content (destination)

MC: 8

- The content of the acc. is pushed onto the stack.

- The contents of status flags are also pushed onto the stack.

→ The content of the register SP is decremented by 2 to indicate new stacktop.

POP RP. (Pop the content of reg. pair, which was saved from the stack)

$[RL] \leftarrow [SP]$ ,  $[RH] \leftarrow [SP+1]$ ,  $[SP] \leftarrow [SP]+2$

states: 10  
flags: None

Addressing: Reg. (destination) Reg. (source)  
MC: 3

→ The content of the register pair, which was saved earlier is moved from the stack to the register pair.

POP PSW. (POP Processor status word)

$PSW \leftarrow [SP]$ ,  $[A] \leftarrow [SP+1]$ ,  $[SP] \leftarrow [SP]+2$

states: 10  
flags: All

Addressing: Reg. (destination) Reg. (source)  
MC: 3

→ The processor status word, which was saved earlier during the execution of the program is removed from the stack to PSW.

→ The content of the accumulator, which was also saved is moved from the stack to the acc.

HLT. (Halt) (It is a micro control operation)

states: 5  
flags: None

Addressing: MC: 1.

→ The execution of the instruction HLT stops the CPU.  
→ The registers and status flags remain unaffected.

XTHL. (Exchange stack-top with H-L pair) (micro operation)

$[L] \leftrightarrow [SP]$ ,  $[H] \leftrightarrow [SP+1]$

states: 16  
flags: None

Addressing: Reg. (destination) Reg. (source)  
MC: 5

→ The contents of the registers H and L are exchanged with the byte of the stack-top.

→ The contents of the H register exchanged with the byte below the stack top.

SPHL. (Move the contents of H-L pair to stack pointer)

$[H-L] \rightarrow SP$ .

states: 6  
flags: None

Addressing: Register  
MC: 1

→ The contents of H-L pair are transferred to the SP register.


# 4th Chapter Branch & Sub-Routine

## Instruction

4.1 State & Explain Branching & Subroutine and Sub-Routine

The 8085 CPU does not have the instruction for performing specific operations like multiplication, sine, cosine, square root, logarithm etc.

- To perform the specific operation, one has to write a small program that may be stored in the memory.
- The small program written for specific operation in the memory to be used inside the main program from specific operation is called subroutine.



→ A call instr<sup>n</sup> is there to call the subroutine from the memory to the main program when it is reqd.

RET → RET instr<sup>n</sup> is there to return the subroutine from the main program to the memory. One or more subroutine can be used in the main program.


Subroutine saves the memory space in instruction RET → Classification of Subroutine → Address memory Area → Subroutine which is doing

- One task repeated to multiple subroutines of a program
- Existing subroutine can be used in continuation

### iii) Sample Subroutine

- It is a set of instruction stored in the memory  
 OR → as a small program which is used by the single  
 main program once or no. of times  
**A1** → To perform the specific operation, one has to  
 write a small program that may be stored in the  
 memory.  
 → The small programs written for specific operation  
 in the memory to work inside the main  
 program for its specific operation is called subroutine.  
 → A call instruction is there to call the subroutine  
 from the memory to the main program where  
 it is required for some task or function in an  
 organized way, so as to make things easy.

Eg:-



### flow diagram

→ In the flow diagram of address 2004 starts flow A ←  
 to address 2054 is reading memory value of program add  
 instruction part (M.P.) → instruction of address 2054 is PLS in reg  
 → then it is read. program 2054 is reading value of word  
 M.P. → address 2054 is reading value of word add 107 instruction

**A. Nested Subroutine** →  
 → This Subroutine is formed by the concatenation of  
 simple program which is created in a Sub-routine  
 which is already present under another Sub-routine  
 to the main program.

→ In this type of Subroutines, there are two  
 subroutines named Subroutine-1 and Subroutine-2.

→ If CALL instruction is there to call the subroutine-1 from the memory to the main program again another call instruction is call the subroutine-2 from the Subroutine-1.

→ RET instruction returns from subroutine-2 to subroutine-1 & then from subroutine-1 to the main program. And all this happens in the following order:

Eg:-

Main Program

2000	LXI H
2001	...
2002	...
2003	...
2004	CALL
2005	...
2006	...
2007	...
2008	...
2009	...
200A	...
200B	...

Sub-Routine-1

2054	2005H
2055	...
2056	CAPL
2057	06
2058	20
2059	RET

Sub-Routine-2

2054	2056H
2055	...
2056	...
2057	...
2058	...
2059	RET

flow diagram (M.P)

(S-1) program

(M.P)

(S-2) program

(M.P)

(S-3) program

(M.P)

(S-4) program

(M.P)

(S-5) program

(M.P)

(S-6) program

(M.P)

(S-7) program

(M.P)

(S-8) program

(M.P)

(S-9) program

(M.P)

(S-10) program

(M.P)

(S-11) program

(M.P)

Multiple Subroutine

→ In this type of subroutine, one or more programs can call single subroutine by using CALL instrn. After the execution of SR, the path will be returned from the SR to main program by using RET instrn.

Main Program-1

2000	LXI
2001	...
2002	CALL
2003	...
2004	20
2005	RET

Main Program-2

3000	LXI, ..
3001	...
3002	CALL
3003	...
3004	...
3005	HLT

2054	2005H
2055	...
2056	...
2057	...
2058	...
2059	RET

flow diagram

(M.P)

(SR)

(MP-2)

## 5th chapter

# ASSEMBLY LANGUAGE

## PROGRAMMING

A computer language is means of comm' bet' the user & the computer.

### Machine Language →

Machine language is a sequence of instr' written in the form of binary nos consisting of 1's and 0's.

→ Binary coded instr' is called machine code.

### Advantage :-

- faster in execution due to direct understandable for computer.
- Computer hardware recognizes only machine cycle instrns.

### Disadvantages :-

- Difficult to understand the program.
- Entry of program takes long time.
- Program is long.
- Writing the program is difficult.

### Assembly Language →

Mnemonics → (it is a Greek word means mental)  
The letter that suggests the operation to be performed in a particular instr' is called "Mnemonics".

Eg:- ADD, MVI, MOV etc.

Assembly language programming (ALP) is a sequence of instr' written in mnemonics to which computer responds indirectly.

- It is not executed directly by the M/C.
- An assembler is needed to translate assembly language program in the Object Code (M/C code).
- An assembler is a system program software which is written by system programmer.
- An assembler translates the assembly language program into M/C language program.

## Example of Assembly language Programs

1. place 05 in Register B

Mnemonics	M/C code	Mnemonic	Operands	Comments
Schm fC00	06, 05	MVI	B, 05	Get 05 in reg. B
fC02	76	HLT		stop.

2. Get 05 in register A; then move it to register B.

Soln:

fC00	MOV A, 05	Get 05 in register A.
fC02	MOV B, A	Transfer 05 from register A to B
fC03	HLT	stop.

3. Load the Content of the memory location fC50H directly to the accumulator, then transfer it to register B. The content of the memory location fC50 H is 05.

Soln:

fC00	LDA fC50	
fC03	MOV B, A	
fC04	HLT	

4. Move the Content of the memory location fC50H to register C. The content of the memory location fC50H is 08.

fC00	LXI H, fC50	
fC03	MOV C, M	
fC04	HLT	

5. place the Content of the memory location fC50H in reg. B and that of fC51H in reg. C. The contents of fC50 and fC51H are 11H and 12H respectively.

fC00	LXI H, fC50H	
fC03	MOV B, M	
fC04	INX H	
fC05	MOV C, M	
fC06	HLT	

6. place 05 in the accumulator. Increment it by one and store the result in the memory location fC50H

fC00	MVI A, 05	
fC02	INR A	
fC03	STA fC50H	
fC06	HLT	

2009 HLT.

Data  
2501 - 49H  
2502 - 56H  
Result  
2503 - 9FH

12. Subtract 32H from 49H & 9BH from F8H

2000	LXI	H, 2501H
2003	MOV	A, M
2004	INX	H
2005	SUB	M
2006	INX	H
2007	MOV	M, A
2008	HLT	

Data  
2501 - 49H  
2502 - 32H  
Result  
2503 - 17H

Data  
2501 - F8H  
2502 - 9BH  
Result  
2503 - 5DH

13. Addition of TWO 8-bit nos.; sum is 16-bits.

2000	LXI	H, 2501H
2003	MVI	C, 00
2005	MOV	A, M
2006	INX	H
2007	ADD	M
2008	JNC	AHEAD
2009	INR	C
200C	AHEAD STA	2503H
200F	MOV	A, C
2010	STA	2504H
2013	HLT	

Data  
2501 - 98H  
2502 - 9AH

Result  
2503 - 32H, LSDs of SUM  
2504 - 01H, MSBs of SUM

Data  
2501 - F5H  
2502 - 8AH

Result  
2503 - 7FH, LSDs of SUM  
2504 - 01H, MSBs of SUM

14. Decimal Addition of two 8-bit nos, sum: 16 bits

2000	LXI	H, 2501H
2003	MVI	C, 00
2005	MOV	A, M
2006	DNIX	H
2007	ADD	M
2008	DAA	
2009	JNC	AHEAD
200C	DNR	C
200D AHEAD	STA	2503H
2010	MOV	A, C
2011	STA	2504H
2014	HLT	

Data

2501 - 84D  
2502 - 75D

Result

2503 - 59D, LSD  
2504 - 01D, MSD

Data

2501 - 96D  
2502 - 69D

Result

2503 - 65D, LSD  
2504 - 01D, MSD

15. Addition of two 16-bit nos, sum: 16 bits or more

2000	LHLD	2501H
2003	XC H6	
2004	LHLD	2503H
2007	MVI	C, 00
2009	DAD	D
200A	JNC	AHEAD
200D	DNR	C
200E AHEAD	SHLD	2505H
2011	MOV	A, C
2012	STA	2507H
2015	HLT	

Data

2501 - 98H  
2502 - 5B H  
2503 - 4C H  
2504 - 8E H

Result

2505 - E4, LSB

Data

2501 - 45H  
2502 - A6 H  
2503 - 23 H  
2504 - 9B H

Result

2505 - 62H

### 16. 8-Bit decimal Subtraction

2000	LXI H, 2502H
2003	MOV A, 99
2005	SUB M
2006	INR A
2007	DCX H
2008	ADD M
2009	DAA
200A	STA 2503H
200D	HLT

#### Data

2501 - 96  
2502 - 38

#### Result

2503 - 58

#### Data

2501 - 99  
2502 - 48

#### Result

2503 - 51

#### Data

2501 - 50  
2502 - 10

#### Result

2503 - 40

### 17. find 1's complement of an 8-bit no.

2000	LDA 2501H
2003	CMA
2004	STA 2502H
2007	HLT

#### Data

2501 - 96H

#### Result

2502 - 69H

#### Data

2501 - E4H

#### Result

2502 - 1BH

### 18. find 1's complement of a 16-bit no.

2000	LXI H, 2501H
2003	MOV A, M
2004	CMA
2005	STA 2503H
2008	INX H
2009	MOV A, M
200A	CMA
200B	STA 2504H
200E	HLT

#### Data

2501 - 85H  
2502 - 54H

#### Result

2503 - 7AH  
2504 - ABH

#### Data

2501 - 7EH  
2502 - 89H

#### Result

2503 - 81H  
2504 - 76H

iii) 19. find 2's complement of an 8-bit no.

2000	LDA	2501H
2003	CMA	
2004	INR	A
2005	STA	2502H
2008	HLT	

Data

2501 - 96H

Result

2502 - 6AH

Data

2501 - E4H

Result

2502 - 1CH

20. find 2's complement of a 16-bit no.

2000	LXI	H, 2501H
2003	MVI	B, 00
2005	MOV	A, M
2006	CMA	
2007	ADI	01
2009	STA	2503H
200C	JNC	G0
200F	INR	B
2010	G0	INX H
2011	MOV	A, M
2012	CMA	
2013	ADD	B
2014	CTA	2504H
2017	HLT	

Data

2501 - 8C, LSB

2502 - 5B, MSB

Result

2503 - 74, LSB

2504 - A4, MSB

Data

2501 - 00

2502 - 5B

Result

2503 - 00

2504 - A5

- 21. Shift an 8-bit no. left by one bit

2000	LDA	2501H
2003	ADD	A
2004	STA	2502H
2007	HLT	

Data

2501 - 65H

Result

2502 - CAH

28. To find larger of two nos.

2000 LXI H, 2501H  
2003 MOV A, M  
2004 INX H  
2005 CMP M  
2006 JNC AHEAD  
2009 MOV A, M  
200A AHEAD STA 2503H  
200D HLT .

Data

2501 - 98H  
2502 - 87H

Result

2503 - 98H

Data

2501 - A9H  
2502 - EBH

Result

2503 - EBH

29. To find the largest no. in a data array.

2000 LXI H, 2500H  
2003 MOV C, M  
2004 INX H  
2005 MOV A, M  
2006 DCR C  
2007 LOOP INX H  
2008 CMP M  
2009 JNC AHEAD  
200C MOV A, M  
200D AHEAD DCR C  
200E JNZ LOOP  
2011 STA 2450H  
2014 HLT .

Data

2500 - 03  
2501 - 98  
2502 - 75  
2503 - 99

Result

2450 - 99

Data

2500 - 06  
2501 - 38  
2502 - 94  
2503 - EB  
2504 - A8  
2505 - B5  
2506 - FB

Result

2450 - FB